High Performance Computing in Julia from the ground up.

Introduction to GPU Programming & CUDA.jl



Aims

- To introduce GPU hardware
- To discuss the different options for GPU programming
- To introduce array-based GPU programming with CUDA

Central Processing Unit (CPU) e.g. Intel or AMD CPUs



General-Purpose Graphics Processing Unit (GPGPU)

- Massively parallel co-processors which work alongside the CPU
- Traditionally used to accelerate graphics workloads
- Hardware is also useful for accelerating many modern workloads (e.g. AI/ML/Fluid dynamics etc)
- While CPUs has 10s of cores, GPUs have 10,000s of cores







DRAM e.g. GDDR6/HBM2







Anatomy of a GPU Processor @ INVIDIA. 100-12002-1102-602



HBM2 Memory

Anatomy of a GPU: A100



Cache

Anatomy of a GPU



Streaming Multiprocessor (SM)



GPU Cores

- Contains many "cores" which can be used to perform math operations
- Less general purpose and slower than a CPU "core"
- Focuses on floating-point and integer math (32 bits)
- Has a much smaller cache than a CPU core

			L1 Instruc	tion Cache		
L0 Instruction Cache				L0 Instruction Cache		
Warp Scheduler (32 thread/clk)				Warp Scheduler (32 thread/clk)		
Dispatch Unit (32 thread/clk)				Dispatch Unit (32 thread/clk)		
Register File (16,384 x 32-bit)				Register File (16,384 x 32-bit)		
INT32 INT32	FP32 FP32	FP64		INT32 INT32 FP32 FP32	FP64	
INT32 INT32	FP32 FP32	FP64		INT32 INT32 FP32 FP32	FP64	
INT32 INT32	FP32 FP32	FP64		INT32 INT32 FP32 FP32	FP64	
INT32 INT32	FP32 FP32	FP64		INT32 INT32 FP32 FP32	FP64	
INT32 INT32	FP32 FP32	FP64	TENSOR CORE	INT32 INT32 FP32 FP32	FP64	
INT32 INT32	FP32 FP32	FP64		INT32 INT32 FP32 FP32	FP64	
INT32 INT32	FP32 FP32	FP64		INT32 INT32 FP32 FP32	FP64	
INT32 INT32	FP32 FP32	FP64		INT32 INT32 FP32 FP32	FP64	
LD/ LD/ ST ST	LD/ LD/ ST ST	LD/ LD/ ST ST	LD/ ST ST SFU	LD/ LD/ LD/ LD/ ST ST ST ST	LD/ LD/ LD/ LD/ ST ST ST ST ST	
L0 Instruction Cache				L0 Instruction Cache		
Warp Scheduler (32 thread/clk)				Warp Scheduler (32 thread/clk)		
	Dispatch	Unit (32 th	read/clk)	Dispatch Unit (32 thread/clk)		
	Register	File (16,38	4 x 32-bit)	Register F	ile (16,384 x 32-bit)	
INT32 INT32	Register	File (16,38 FP64	4 x 32-bit)	Register Fi	ile (16,384 x 32-bit)	
INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32	File (16,38 FP64 FP64	4 x 32-bit)	Register Fi INT32 INT32 FP32 FP32 INT32 INT32 FP32 FP32	FP64 FP64	
INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32	File (16,38 FP64 FP64 FP64	4 x 32-bit)	Register Fi INT32 INT32 FP32 FP32 INT32 INT32 FP32 FP32 INT32 INT32 FP32 FP32 INT32 INT32 FP32 FP32	ile (16,384 x 32-bit) FP64 FP64 FP64	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	File (16,38 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	Register Fi INT32 INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	File (16,38 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	Register Fill INT32 INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	File (16,38 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	Register Fi INT32 INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32	File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	Register Fi INT32 INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32	File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	Register Fi INT32 INT32 FP32 FP32 INT32 INT32 INT32 FP32 INT32 INT32 INT32 INT32	ile (16,384 x 32-bit) FP64 FP64	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP33 FP32 FP34 FP32 FP35 FP35 FP36 FP37	File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	Register Fi INT32 INT32 FP32 FP32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP64 FP64	
INT32 INT32 INT32 INT32	Register FP32 FP32 FP33 FP33 FP34 FP35 FP35 FP36 FP36 FP37 FP37 FP3	File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	Register Fill INT32 INT32 FP32 FP32 INT32 INT32 INT32 INT32 INT32 LD/ ST LD/ ST LD/ ST LD/ ST LD/ ST INT32	FP64 FP64	



GPU Platforms

CUDA

- NVIDIA has the most market share in HPC GPU applications (especially in AI/ML)
- CUDA is the most popular hardware platform and API for programming GPUs
- Provides an **abstraction** to allow programming for many different GPU models, providing a virtual instruction set to the programmer
- Has GPU implementations of common algorithms such including BLAS, FFT, RNG and linear solvers
- More recently, has **CUDNN** for machine learning acceleration

















Array Programming https://github.com/MPAGS-HPC-in-Julia/gpu-demo

Vector Addition: O(n)



Matrix Multiplication: $\mathcal{O}(n^3)$



n

Array Programming with CUDA.jl

Restriction

- Scalar indexing on GPU transfers data between GPU and CPU and is very slow
- All memory required by the computation on the GPU **must** already exist on the GPU
- Broadcasted functions must be type stable to be successfully compiled into native GPU code

Тір

- Avoid "for" loops and use broadcasting and generic functions
- Use in-place operations where possible to avoid excessive allocation & copying
- Use the "@code_warntype" macro to make sure the function is type safe

Generic GPU Programming

- Stick to broadcasting and functions with GPU specialisations such as "map", "reduce", "sum" etc
- This allows code to work with both CPU and GPU arrays
- If code is more complex, and requires a "for" loop, you must write a custom GPU program – called a kernel
- **CUDA.jl** allows us to write kernels in pure Julia, which can get compiled to native device code
- Packages like **KernelAbstractions.jl** can help to write generic deviceindependent code

Next Session – CUDA.jl Kernel Programming

Assignment

https://classroom.github.com/a/q9ycWkI6

Task:

• Calculate the visualisation for the Julia set fractal using the GPU

Julia Set

